

Figure 1
General Packet Processing Examples






Figure 2 Optimal Overlap of Dependent Packets

No Overlap Possible	Rd A		Packet Process			Wr A					•	
				,		1	Rd A			cket #2 cessing		Wr A
Non-Optimal Overlap	*	Rd A	Packet Process		Wr A							
	,	····		*				Rd A		cket #2 cessing	Wr A	3
Optimal		Rd	Packet		Wr		7					
Overlap		Α	Process	sing	Α	Rd	Packe		Wr			
5				L		Α	Proces	ssing	Α		1	
Alternate Ordering				٠	*			Rd A		cket #1 cessing	Wr A	
Optimal Overlap				Rd A		cket # cessir						



Figure 3
Hardware Enforced Virtual Sequentiality Block Diagram

<u>300</u>






Figure 4
Hardware Enforced Virtual Sequentiality Mechanism






Figure 5 Read Table and Write Table Detail

Read Table

Write Table

410		Seq.	Addr.
`	\bigvee	8	
	p:	1	A
	q:	2 .	В
	s:	3	В
	t:	2	Α

	Seq.	Addr.	Data	Depend	420
		0			
r:	2	В	X	3	
u:	1	. A	. X	(null)	
			-	,	

Time Sequence:

1. Packet #1 reads location A

Entry **p:** created in Read Table

Write Table is searched, no matches found so memory read is performed

2. Packet #2 reads location B

Entry q: created in Read Table

Write Table is searched, no matches found so memory read is performed

3. Packet #2 writes location B

Entry r: created in Write Table

Read Table is searched, no conflicts found

4. Packet #3 reads location B

Entry s: created in Read Table

Write Table is searched, entry r: found, data X forwarded and dependency list updated

5. Packet #2 reads location A

Entry t: created in Read Table

Write Table is searched, no matches found so memory read is performed

6. Packet #1 writes location A

Entry u: created in Write Table

Read Table is searched for newer sequence read, entryt: is found

Conflict is signaled to processor, Packet #2 is restarted

Entry q: and all other sequence 2 entries are deleted

Deletion of entry r: triggers Packet #3 restart signaled



